Switching system with linearizing circuit

ABSTRACT

A transistor-based switch is coupled to a replica circuit that includes transistor circuitry similar to that of the switch. The replica circuit biases a switched transistor to promote linear operation of the switch.

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of International Application No. PCT/US2009/049292, filed Jun. 30, 2009, the benefit of the filing date of which is hereby claimed and the specification of which is incorporated herein by this reference.

BACKGROUND

A metal-oxide semiconductor (MOS) field-effect transistor (MOSFET) can be operated as a switch in the transistor's triode or linear region. Such a switch can be conceptualized as a resistor whose value is controlled by the transistor gate-source voltage. When the gate voltage causes the switch to be closed, the resistance may be only a few ohms, which effectively presents a closed circuit. When the gate voltage causes the switch to be open, the resistance is so high as to effectively present an open circuit. However, in reality there are parasitic capacitances in the transistor. In some instances, the resistance can be non-linear, where the resistance becomes dependent upon the transistor source terminal voltage due to the charging times of capacitances. For example, a MOS transistor-based switch in a mixer of the type used in some wireless telephone handset circuits can be driven into non-linear operation by the larger voltage signals that are commonly employed in direct-conversion radio receivers and transmitters to provide noise immunity. Non-linear operation can result in intermodulation distortion that hampers receiver or transmitter performance.

An exemplary quadrature mixer 10 having a transmission gate structure to promote linearity is illustrated in FIG. 1. Mixer 10 has sections that can be referred to for convenience herein as switches 12, 13, 14, 15, 16, 17, 18 and 19. The term “switch” as used herein refers to any circuitry that performs a switching function and can include one or more individual switching elements such as transistors or groups of transistors. Switch 12 mixes a positive in-phase input signal (Ip, labeled in FIG. 1 as “I_P” for readability) with a local oscillator (LO) signal and a frequency-doubled local oscillator (2LO) signal. Switch 14 mixes a negative in-phase input signal (Im, labeled in FIG. 1 as “I_M” for readability) with the LO and 2LO signals. Switch 16 mixes a positive quadrature input signal (Qp, labeled in FIG. 1 as “Q P” for readability) with the LO and 2LO signals. Switch 18 mixes a negative quadrature (Qm, labeled in FIG. 1 as “Q_M” for readability) input signal with the LO and 2LO signals. As known in the art, timing circuitry (not shown) causes each of these input signals to be asserted sequentially while the others are de-asserted: Ip, Qp, Im, Qm, Ip, Qp . . . . Accordingly, the mixer output signals OUT__P and OUT__M sequentially represent the result of mixing Ip, Qp, Im, Qm, etc., with the LO and 2LO signals. The architecture of mixer 10 is sometimes referred to as “L0-2L0.”

Each of switches 12, 13, 14, 15, 16, 17, 18 and 19 includes at least one transmission gate comprising an n-channel MOS (nMOS) transistor and a p-channel MOS (pMOS) transistor in parallel with each other. Switch 12 includes transmission gate 20, comprising nMOS transistor 22 and pMOS transistor 24, and transmission gate 32, comprising nMOS transistor 34 and pMOS transistor 36. Switch 13 includes transmission gate 26, comprising nMOS transistor 28 and pMOS transistor 30, and transmission gate 50, comprising nMOS transistor 52 and pMOS transistor 54. Switch 14 includes transmission gate 38, comprising nMOS transistor 40 and pMOS transistor 42, and transmission gate 32, comprising nMOS transistor 34 and pMOS transistor 36. Switch 15 includes transmission gate 44, comprising nMOS transistor 46 and pMOS transistor 48, and transmission gate 50, comprising nMOS transistor 52 and pMOS transistor 54. Switch 16 includes transmission gate 56, comprising nMOS transistor 58 and pMOS transistor 60, and transmission gate 68, comprising nMOS transistor 70 and pMOS transistor 72. Switch 17 includes transmission gate 62, comprising nMOS transistor 64 and pMOS transistor 66, and transmission gate 86, comprising nMOS transistor 88 and pMOS transistor 90. Switch 18 includes transmission gate 74, comprising nMOS transistor 76 and pMOS transistor 78, and transmission gate 68, comprising nMOS transistor 70 and pMOS transistor 72. Switch 19 includes transmission gate 80, comprising nMOS transistor 82 and pMOS transistor 84, and transmission gate 86, comprising nMOS transistor 88 and pMOS transistor 90. Note that some transmission gates are included in two switches.

The LO signals are coupled to the gate terminals of transistors 22, 24, 28, 30, 40, 42, 46, 48, 58, 60, 64, 66, 76, 78, 82 and 84, while the 2LO signals are coupled to the gate terminals of transistors 34, 36, 52, 54, 70, 72, 88 and 90. The LO signals are coupled to the gate terminals via capacitors 92, although only one such capacitor 92 is shown for purposes of clarity. (The ellipsis symbol (“. . .”) is used herein to indicate circuitry or connections not shown.) Similarly, the 2LO signals are coupled to the gate terminals via capacitors 93, although only one such capacitor 93 is shown for purposes of clarity. The gate terminals are also coupled to a fixed or constant bias voltage, V_BIAS, via resistors 94, although only one such resistor 94 is shown for purposes of clarity. It can be noted that the above-referenced gate terminals are coupled to various time-shifted versions of the LO and 2LO signals, which can be referred to as LO_I_P, L0_I_M, LO_Q_P, L0_Q_M, 2LO__P and 2L0_M, although in FIG. 1 all such signals are simply labeled either “LO” or “2LO” (i.e., without differentiation) for purposes of clarity.

Including the pMOS transistors promotes linear switch operation. It is known that by sizing the pMOS transistor on the order of three times larger than the nMOS transistor in each transmission gate, the transmission gate can be made to switch substantially linearly (i.e., the transmission gate resistance is made linear) over the range of voltages commonly employed in mixers used in some direct-conversion radio receivers and transmitters. If the pMOS transistors were not present (i.e., only nMOS transistors were present) or were not sized in this manner, and if no other measures were taken to promote linear operation, the switching would be susceptible to non-linear operation due to parasitic capacitances between switches. In non-linear operation, the transition time from one output signal, Ip, Qp, Im, Qm, etc., to the next in the sequence depends upon the voltages of those signals, due to the charging times of the capacitances. That is, the previous voltage state of the parasitic capacitance introduces a memory effect, which is the source of the non-linearity.

Other techniques for improving switch linearity have been described, such as feeding back the signal at the source terminal of the switching transistor to the gate of an nMOS transistor to cause the gate voltage to follow the source voltage, such that the gate-to-source voltage is nearly constant. Such a “feedback” or “bootstrapping” technique may not provide good results in a passive mixer of the type used in some direct conversion radio receivers and transmitters because the source and drain terminal voltages of symmetric CMOS transistors interchange, i.e., switch, with one another during mixer operation.

SUMMARY

Embodiments of the invention relate to a switching system and method in which a replica circuit that includes transistor circuitry similar to the switching circuitry of a corresponding switch linearizes the operation of the switch, i.e., linearizes the switch resistance during switching, by adjusting a transistor gate bias voltage. In exemplary embodiments of the invention, the switch switches between at least two signals in response to a switching signal. For example, the switch can be a mixer in a radio receiver or transmitter that mixes one or more local oscillator signals with received signals as part of a downconversion or similar step. In a mixer, the local oscillator signals act as the switching signals. The signals between which the switch switches in response to the local oscillator signals can include, for example in a quadrature mixer, a positive in-phase (Ip) signal, a negative in-phase (Im) signal, a positive quadrature (Qp) signal, and a negative quadrature (Qm) signal. (As used herein, the “p” in such signal names refers to the “positive” or “plus” side of a differential signal, and the “m” refers to the negative or “minus” side.) The switch has one or more switching elements, each comprising one or more transistors including at least one switched transistor that can be switched on and off in response to the switching signal. For example, in a quadrature mixer, there can be Ip, Im, Qp and Qm switching elements. The replica circuit produces a bias voltage, which is applied to a gate terminal or other control terminal of the switched transistor to promote linear switch operation. Embodiments of the invention can include any number of switches, each having any number of switching elements. Each switching element can have any number of transistors. In an embodiment having more than one switching element, there can a corresponding replica circuit for each switching element.

In exemplary embodiments of the invention, the replica circuit includes a replica switching element circuit, a reference resistance, and an operational amplifier (op-amp) circuit. The replica switching element circuit has one or more transistors that correspond to the transistors of the corresponding switching element. (As used in this context herein with regard to the exemplary embodiment, “correspond” means that the transistors of the replica switching element circuit are arranged in substantially the same arrangement as the transistors of the switching element, and are either of substantially the same size and structure as the transistors of the switching element or are scaled versions of the transistors of the switching element.) In either case, the transistor circuitry of the replica switching element replicates or is similar to the transistor circuitry of the switching element of the switch. (The term “replica” is not intended to mean that the two circuits are exactly identical.) Similarly, the reference resistance has a value that corresponds to (i.e., is substantially the same as, or is a scaled version of) the resistance of the switching element. The reference resistance has a first terminal coupled to a first terminal of the replica switching element circuit. The op-amp circuit has a first input coupled to a second terminal of the reference resistance, a second input coupled to a second terminal of the replica switching element circuit, and an output coupled to a control terminal of the switched transistor and a corresponding control terminal of the replica switching element circuit.

Other systems, methods, features, and advantages of the invention will be or become apparent to one with skill in the art upon examination of the following figures and detailed description.

BRIEF DESCRIPTION OF THE FIGURES

The components within the figures are not necessarily to scale, emphasis instead being placed upon clearly illustrating the principles of the invention. Moreover, in the figures, like reference numerals designate corresponding parts throughout the different views.

FIG. 1 is a block diagram of a quadrature mixer in accordance with the prior art.

FIG. 2 is a block diagram of a switching system that includes a switching element of, for example, the quadrature mixer of FIG. 1, and a linearizing replica circuit, in accordance with an exemplary embodiment of the invention.

FIG. 3 is similar to FIG. 2, showing an exemplary linearizing replica circuit in further detail.

FIG. 4 is similar to FIG. 2, showing an alternative exemplary linearizing replica circuit.

FIG. 5 is similar to FIG. 3, showing the alternative linearizing replica circuit in further detail.

FIG. 6 is a block diagram of a switching system that includes a quadrature mixer with switching elements linearized by corresponding replica circuits, in accordance with an exemplary embodiment of the invention.

DETAILED DESCRIPTION

As illustrated in FIG. 2, in accordance with an illustrative or exemplary embodiment of the invention, a switching system 100, which as described below in further detail can comprise, for example, a mixer, can be linearized, i.e., made to switch more linearly, by coupling a switch 102, which performs part or all of the switching function of switching system 100, to a linearizing replica circuit (LRC) 104. Although the mixer or other switching system 100 may include any number of switches, the portion represented by switch 102 in the exemplary embodiment includes a switched transistor 106 and a second transistor 108. In the case of a mixer having an LO-2LO architecture, switched transistor 106 can be any transistor that has an LO signal coupled to its gate terminal, and second transistor 108 can be any transistor that correspondingly has a 2LO signal coupled to its gate terminal. The LO signal is coupled to the gate terminal of switched transistor 106 via a capacitor 110. The 2LO signal is coupled to the gate terminal of second transistor 108 via a capacitor 111. (As used herein, the term “coupled” means connected via zero or more intermediate elements.) The drain terminal of switched transistor 106 is connected to the source terminal of transistor 108. The source terminal of switched transistor 106 is coupled to the signal IN__A that is switched by switch 102. For example, in a quadrature mixer IN__A can be any one of the Ip, Qp, Im and Qm signals. The signal IN__A is also provided to LRC 104. In a mixer that transitions its output from one of the mixer input signals (e.g., Ip, Qp, Im, Qm, etc.) to the next in the sequence, both of the signals between which the mixer transitions as a result of the operation of switch 102 are provided to LRC 104. Thus, while the signal IN__A is provided to switch 102 for switching, both IN__A and another signal IN__B are provided to LRC 104. For example, IN__A can be the signal to which the mixer transitions, while IN__B can be the signal from which the mixer transitions. Based upon the feedback provided by IN__A and IN_B, LRC 104 produces a bias signal, V_BIAS. The bias signal V_BIAS is coupled to the gate terminal of switched transistor 106 via a resistor 112 to promote linearization of the operation of switched transistor 106.

As illustrated in FIG. 3, LRC 104 includes a replica switching element circuit 114, a reference resistance 116, replica load resistances 118 and 120, and an operational amplifier (op-amp) circuit 122. The load resistance represents the average load at the mixer output (e.g., OUT_P and 0UT__M in FIG. 6, described below), i.e., the time-averaged impedance of the capacitance seen at each mixer output (e.g., OUT_P or 0UT_M). The resistance of load resistances 118 and 120 are equal to one another. Replica switching element circuit 114 includes transistors 124 and 126, which are substantially the same as, and arranged in substantially the same arrangement as, a switching element 128 comprising switching transistor 106 and second transistor 108. Switching element 128 and the corresponding replica switching element circuit 114 each comprises two transistors because in the exemplary embodiment switch 102 is part of an LO-2LO mixer. However, in embodiments in which the switch is of another type or included in a different type of switching system, a switching element can include more than two transistors or as few as a single transistor.

Reference resistance 116 has a value substantially the same as the resistance of replica switching element circuit 114, i.e., the resistance of transistors 124 and 126 in series. (As used herein, the term “substantially” refers to the recognition that while it is desirable to make reference resistance 116 have the same value as the resistance of switching element 128, it may not be possible to precisely achieve this goal, and the value of reference resistance 116 may be greater or smaller than the resistance of switching element 128 by an amount that is too insubstantial to prevent the circuit from operating in the intended manner.) The value of reference resistance 116 can also be selected so as to ensure that the output of op-amp circuit 122 does not saturate at any expected operational input signal level.

The first terminals of load resistances 118 and 120 are connected together and to the signal IN_B. A first terminal of reference resistance 116 is coupled to a first terminal of replica switching element circuit 114 (specifically, to the source terminal of transistor 124. A second terminal of reference resistance 116 is coupled to a first input of op-amp circuit 122 (e.g., the positive or non-inverting input) and to a second terminal of load resistance 118. A second terminal of op-amp circuit 122 (e.g., the negative or inverting input) is coupled to a second terminal of replica switching element circuit 114 and a second terminal of load resistance 120. The output of op-amp circuit 122 is coupled to the gate terminal of transistor 124. The signal that op-amp circuit 122 outputs is first level-shifted by a level shifter 130, and the shifted signal is the bias signal V_BIAS. The gate terminal of transistor 126 is connected to a source of a “high” voltage (V_HIGH) that maintains transistor 126 in an “on” state. The voltage V_HIGH is the same as the voltage level at which the 2LO signal coupled to the gate terminal of second transistor 108 is sufficient to cause second transistor 108 to turn on.

Op-amp circuit 122 includes an op-amp or, alternatively, circuitry that operates in a manner similar to an op-amp. In operation, op-amp circuit 122 causes the voltages at its input terminals to be equal to each other by adjusting its output signal. Thus, the voltage drop across replica switching element circuit 114 (i.e., across transistors 124 and 126 in series) must equal the voltage drop across reference resistance 116. To achieve this operational state, the output of op-amp circuit 122 adjusts the gate voltage of transistor 124 so that the resistance of replica switching element circuit 114 (i.e., the series resistance of transistors 124 and 126) is equal to the value of reference resistance 116. The adjusted gate voltage of transistor 124 is also applied (via level-shifter 130) to the gate terminal of switched transistor 106 as the bias voltage V_BIAS. As reference resistance 116 responds linearly to a change in voltage across it, the resistance of replica switching element circuit 114 likewise responds linearly to a change in voltage across it. As the bias voltage V_BIAS that causes replica switching element circuit 114 to behave linearly is also applied to switched transistor 106, switched transistor 106 and its switching element 128 likewise behave linearly.

As illustrated in FIGS. 4 and 5, in other embodiments a switched op-amp circuit 132 can be included in a similar LRC 104′ instead of op-amp circuit 122 (FIG. 3). Op-amp circuit 122 operates in the manner described above so long as the signal IN__A is greater than the signal IN_B. However, in some instances, such as embodiments in which the switching system is a passive mixer of the type described above, signal IN__A can be greater than signal IN__B at times, while at other times signal IN__B can be greater than signal IN_A. When IN_B is greater than IN_A, the direction of the currents is reversed, and the circuit generates positive rather than negative feedback, preventing op-amp circuit 122 from achieving a state in which the resistance of replica switching element circuit 114 is equal to the value of reference resistance 116. In the embodiment shown in FIG. 5, switched op-amp circuit 132 includes additional circuitry that outputs a signal having a polarity that depends upon which of IN_A and IN_B is greater than the other.

Switched op-amp circuit includes an op-amp 134 or, alternatively, circuitry that operates in a manner similar to an op-amp, two transmission gates 136 and 138 that form a polarity selection circuit 140, and a comparator circuit 142. Comparator circuit 142 can comprise a comparator, op-amp or similar circuitry that can determine which of two signals is greater than the other. One input of comparator circuit 142 (e.g., the positive or non-inverting input) is coupled to signal IN_A, and the other input of comparator circuit 142 (e.g., the negative or inverting input) is coupled to signal IN_B. If signal IN__A is greater than signal IN_B, comparator circuit 142 asserts its positive or non-inverting output and de-asserts its negative or inverting output. If signal IN__B is greater than signal IN_A, comparator circuit 142 asserts its negative or inverting output and de-asserts its positive or non-inverting output. The positive or non-inverting output of comparator circuit 142 is coupled to the gate terminal of one transistor of each transmission gate, and the negative or inverting output of comparator circuit 142 is coupled to the gate terminal of the other transistor of each transmission gate. Polarity selection circuit 140 has a first input coupled to the positive or non-inverting output of op-amp 134 and a second input coupled to the negative or inverting output of op-amp 134. Thus, if comparator circuit 142 determines that IN__A is greater than IN_B, then the output signal from comparator circuit 142 closes or activates transmission gate 136, which thus passes the signal provided by the positive or non-inverting output of op-amp 134, and opens or deactivates transmission gate 138, which thus blocks the signal provided by the negative or inverting output of op-amp 134. Conversely, if comparator circuit 142 determines that IN__B is greater than IN_A, then the output signal from comparator circuit 142 closes or activates transmission gate 136, which thus passes the signal provided by the positive or non-inverting output of op-amp 134, and opens or deactivates transmission gate 138, which thus blocks the signal provided by the negative or inverting output of op-amp 134. The signal that polarity selection circuit 140 passes (by the above-described operation of transmission gates 136 and 138) is provided as the bias signal V_BIAS (via level shifter 130).

As illustrated in FIG. 6, LRCs 144, 146, 148 and 150 of the type described above with regard to FIGS. 2-5 (e.g., LRC 104 or 104′) can be used in a switching system 152 that comprises a quadrature mixer of the type used in some radio receivers. Note that switching system 152 includes only nMOS transistors 154, 156, 158, 160, 162, 164, 166, 168, 170, 172, 174 and 176, and does not include any pMOS transistors. The use of pMOS transistors increases the load to the circuitry (not shown) that generates the LO and 2LO signals and thus the current. It is desirable to minimize current in portable radio receivers, such as those of wireless telephone handsets, so as to minimize battery drain. Therefore, in the embodiment shown in FIG. 6 the switching elements of the mixer do not include pMOS. As LRCs 144, 146, 148 and 150 promote linear switch operation, no pMOS is needed for that purpose.

Switching system 152 has an LO-2LO architecture that is generally analogous to that described above with regard to FIG. 1 except that the gate terminals of transistors 154, 156, 158, 160, 162, 164, 166 and 168 are coupled to LRCs 144, 146, 148 and 150 to provide the bias voltage V_BIAS instead of a fixed or constant bias voltage. More specifically, the gate terminals of transistors 154 and 156 are coupled to LRC 144 via resistors 178 and 180, respectively; the gate terminals of transistors 158 and 160 are coupled to LRC 144 via resistors 182 and 184, respectively; the gate terminals of transistors 162 and 164 are coupled to LRC 148 via resistors 186 and 188, respectively; and the gate terminals of transistors 166 and 168 are coupled to LRC 150 via resistors 190 and 192, respectively. The LO signals are coupled to the gate terminals of transistors 154, 156, 158, 160, 162, 164, 166 and 168 via corresponding capacitors 194, although only one such capacitor 194 is shown for purposes of clarity. Similarly, the 2LO signals are coupled to the gate terminals of transistors 170, 172, 174 and 176 via other capacitors 196, although only one such capacitor 196 is shown for purposes of clarity. It can be noted that these gate terminals are coupled to various time-shifted versions of the LO and 2LO signals, which can be referred to as LO_I_P, L0_I_M, LO_Q_P, L0_Q_M, 2LO_P and 2L0_M, although in FIG. 6 all such signals are simply labeled “LO” and “2LO” (i.e., without differentiation) for purposes of clarity. Persons skilled in the art are familiar with such signals and their timing relationships and will readily be capable of providing suitable circuitry for generating these signals and providing them to the appropriate transistors.

While various embodiments of the invention have been described, it will be apparent to those of ordinary skill in the art that many more embodiments and implementations are possible that are within the scope of this invention. Accordingly, the invention is not to be restricted except in light of the following claims. 

What is claimed is:
 1. A switching system, comprising: a switch having a switching element that includes one or more transistors including a switched transistor operable on and off in response to a switching signal coupled to a control terminal of the switched transistor, the switching element having a resistance, the switch configured to receive a first voltage signal and a second voltage signal and switch an output between the first voltage signal and the second voltage signal in response to the switching signal; and a linearizing circuit that includes a replica switching element circuit having one or more transistors corresponding to the transistors of the switching element in an arrangement corresponding to an arrangement of the transistors of the switching element, the linearizing circuit further including a reference resistance having a resistance value corresponding to the resistance of the switching element, the reference resistance having a first terminal coupled to a first terminal of the replica switching element circuit, the first terminal of the reference resistance and the first terminal of the replica switching element circuit coupled to the first voltage signal, the linearizing circuit further including an operational amplifier (op-amp) circuit, the op-amp circuit having a first input coupled to a second terminal of the reference resistance, a second input coupled to a second terminal of the replica switching element circuit, and an output coupled to a control terminal of the switched transistor and a corresponding control terminal of the replica switching element circuit, the second terminal of the reference resistance coupled to the second voltage signal via a first load resistance, the second terminal of the replica switching element circuit coupled to the second voltage signal via a second load resistance having a resistance value corresponding to a resistance value of the first load resistance.
 2. The switching system of claim 1 wherein the switching system includes a quadrature mixer having a plurality of switches, and the switching signal includes a local oscillator signal.
 3. The switching system of claim 1 wherein the op-amp circuit includes a switched op-amp circuit configured to provide an output signal having a polarity selected in response to which of the first and second voltage signals is greater than the other.
 4. The switching system of claim 3 wherein the switched op-amp circuit includes: an op-amp having positive and negative outputs; a polarity selection circuit having a first input coupled to the positive output of the op-amp, a second input coupled to the negative output of the op-amp; and a comparator circuit having a first input coupled to the first voltage signal and a second input coupled to the second voltage signal, an output of the comparator circuit coupled to the polarity selection circuit to select the polarity of the output signal of the op-amp circuit.
 5. The switching system of claim 1 wherein the switching element includes only nMOS transistors and does not include any pMOS transistors.
 6. A switching system, comprising: a switch having a switching element that includes one or more transistors including a switched transistor operable on and off in response to a switching signal coupled to a control terminal of the switched transistor, the switching element having a resistance; a linearizing circuit that includes a replica switching element circuit having one or more transistors corresponding to the transistors of the switching element in an arrangement corresponding to an arrangement of the transistors of the switching element, the linearizing circuit further including a reference resistance having a resistance value corresponding to the resistance of the switching element, the reference resistance having a first terminal coupled to a first terminal of the replica switching element circuit, the linearizing circuit further including an operational amplifier (op-amp) circuit, the op-amp circuit having a first input coupled to a second terminal of the reference resistance, a second input coupled to a second terminal of the replica switching element circuit, and an output coupled to a control terminal of the switched transistor and a corresponding control terminal of the replica switching element circuit; a quadrature mixer having a positive in-phase (Ip) switching element, a negative in-phase (Im) switching element, a positive quadrature (Qp) switching element, and a negative quadrature (Qm) switching element, each switching element of the quadrature mixer including only nMOS transistors; each switching element including a switched transistor and a second transistor, the switched transistor coupled to a local oscillator (LO) signal source, and the second transistor coupled to a frequency-doubled local oscillator (2LO) signal source; and the replica switching element circuit including a replica switched transistor and a replica second transistor, the replica second transistor having a control terminal coupled to a voltage maintaining the replica second transistor in an “on” state.
 7. The switching system of claim 6 wherein: the switch is configured to receive mixer input signals having a positive in-phase (Ip) signal, a negative in-phase (Im) signal element, a positive quadrature (Qp) signal, and a negative quadrature (Qm) signal element and switch an output between a first one of the mixer signals and second one of the mixer signals in response to LO and 2LO signals; the first terminal of the reference resistance and the first terminal of the replica switching element circuit are coupled to the first one of the mixer input signals; the second terminal of the reference resistance is coupled to the second one of the mixer input signals via a first load resistance; and the second terminal of the replica switching element circuit is coupled to the second one of the mixer signals via a second load resistance having a resistance value substantially the same as a resistance value of the first load resistance.
 8. The switching system of claim 7 wherein the op-amp circuit includes a switched op-amp circuit configured to provide an output signal having a polarity selected in response to which of the first mixer input signal and second mixer input signal is greater than the other.
 9. The switching system of claim 8 wherein the switched op-amp circuit includes: an op-amp having positive and negative outputs; a polarity selection circuit having a first input coupled to the positive output of the op-amp, a second input coupled to the negative output of the op-amp; and a comparator circuit having a first input coupled to the first voltage signal and a second input coupled to the second voltage signal, an output of the comparator circuit coupled to the polarity selection circuit to select the polarity of the output signal of the op-amp circuit.
 10. A switching method, comprising: switching a switch between a first voltage signal and a second voltage signal in response to a switching signal, the switch having a switching element that includes one or more transistors including a switched transistor operable on and off in response to the switching signal applied to a control terminal of the switched transistor, the switching element having a resistance, the switching of the switch including switching a mixer in response to one or more local oscillator signals in one of a radio-frequency receiver circuit or transmitter circuit, the switching of the switch further including switching a quadrature mixer in a radio-frequency receiver in response to local oscillator (LO) signal and a frequency-doubled local oscillator (2LO) signal, with only nMOS transistors being switched; and linearizing switch operation using a replica circuit, the replica circuit including a replica switching element circuit, a reference resistance, and an operational amplifier (op-amp) circuit, the replica switching element circuit having one or more transistors corresponding to the transistors of the switching element in an arrangement corresponding to an arrangement of the transistors of the switching element, the reference resistance having a resistance value corresponding to the resistance of the switching element, the reference resistance having a first terminal coupled to a first terminal of the replica switching element circuit, and the op-amp circuit having a first input coupled to a second terminal of the reference resistance, a second input coupled to a second terminal of the replica switching element circuit, and an output coupled to a control terminal of the switched transistor and a corresponding control terminal of the replica switching element circuit, such that a bias voltage produced by the replica circuit and applied to the control terminal of the switched transistor promotes linear switch operation.
 11. The method of claim 10 wherein linearizing switch operation using the replica circuit includes the op-amp circuit adjusting the resistance of the switching element toward a value equal to the reference resistance by adjusting a voltage applied to the second terminal of the replica switching element circuit.
 12. The method of claim 10 wherein the op-amp circuit further provides an output signal having a polarity responsive to which of the first voltage signal and second voltage signal is greater than the other. 